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[571 ABSTRACT 
A high frequency oscillator is provided by connecting 
two amplifier circuits in parallel where each amplifier 
circuit provides the other amplifier circuit with the 
conditions necessary for oscillation. The inherent noise 
present in both amplifier circuits causes the quiescent 
current, and in turn, the generated frequency, to 
change. The changes in quiescent current cause the 
transconductance and the load impedance of each am- 
plifier circuit to vary, and this in turn results in opposing 
changes in the input susceptance of each amplifier cir- 
cuit. Because the changes in input susceptance oppose 
each other, the changes in quiescent current also oppose 
each other. The net result is that frequency stability is 
enhanced. 





U.S. Patent Apr. 21,1987 Sheet 1 of2 4,660,000 
lo 24 f-pJ0 
26 
:: 
F I G .  2 
FIG. 1 
.IO 
FIG.  3 
U. S. Patent Apr. 21,1987 Sheet 2 of 2 4,660,000 
B+ 
? 
R 2  1”” 
c 2  L 
40 /7 1 RB2FiCB I jFIG.4 
B t  
P 
RCI  
FIG. 5 REi 
4.660.000 
1 
LOW PHASE NOISE OSCILLATOR USING TWO 
PARALLEL CONNECTED AMPLIFIERS 
ORIGIN OF INVENTION 
The invention described herein was made by an em- 
ployee of the U.S. Government and may be manufac- 
tured and used by or for the government of the United 
States of America for Governmental purposes without 
the payment of any royalties thereon or therefor. 
TECHNICAL FIELD 
This invention relates generally to oscillators, and 
more particularly to a frequency stable, low phase noise 
sinusoidal oscillator. 
BACKGROUND ART 
Conventional oscillator circuit configurations consist 
essentially of Colpitts, Hartley, Pierce, and Miller type 
configurations, or variations thereof. These configura- 
tions are generally unstable due to their inherent noise. 
The inherent noise, which is comprised of ]/f, shot, and 
thermal noise, causes random instantaneous changes in 
the quiescent current level of the oscillator. The ran- 
dom, instantaneous changes in quiescent current, in 
turn, produce instantaneous changes in the frequency 
generated. This effect is called phase noise, and it is 
generally defined as narrow band phase modulation by 
noise. 
The usual approach to achieving oscillator stability is 
to utilize high-Q crystals in conjunction with active 
elements selected for their low noise characteristics. 
This approach, however, does nothing to reduce oscil- 
lator instability caused by inherent noise. 
SUMMARY OF THE INVENTION 
Accordingly, it is an object of this invention to pro- 
vide a high frequency sinusoidal oscillator. 
Another object of the invention is to provide a fre- 
quency stable oscillator. 
According to the present invention, the foregoing 
and other objects are attained by providing a pair of 
amplifier circuits. The first amplifier circuit has an in- 
ductive load impedance and a capacitive input suscep- 
tance. The second amplifier circuit has a capacitive load 
impedance and an inductive input susceptance. The two 
amplifier circuits can be made to oscillate by making the 
total closed loop conductance negative and the total 
closed loop susceptance zero. These conditions are met 
by connecting the two amplifier circuits in parallel. 
When this is done, the inductive input susceptance of 
the second amplifier circuit provides the first amplifier 
circuit with negative conductance which renders the 
first amplifier circuit operational as a Hartley oscillator, 
and the capacitive input susceptance of the first ampli- 
fier circuit provides the second amplifier circuit with 
negative conductance which renders the second ampli- 
fier circuit operational as a Colpitts oscillator. The fre- 
quency generated by each of the oscillators is identical. 
The inherent noise present in both amplifier circuits 
causes the quiescent current of, and in turn, the fre- 
quency generated by, each amplifier circuit to change. 
The changes in quiescent current cause direct changes 
in the transconductance and the load impedance of each 
amplifier circuit. This in turn causes direct changes in 
the capacitive input susceptance of the first amplifier 
circuit and the inductance input susceptance of the 
second amplifier circuit. However, the changes in input 
2 
susceptance oppose each other in the parallel connected 
amplifier circuits because the total susceptance is zero. 
Accordingly, an increase in the quiescent current in 
one-half of the circuit with an accompanying change in 
the frequency generated is opposed by a decrease in the 
quiescent current in the other half of the circuit and an 
accompanying opposite change in the frequency gener- 
ated. The changes in frequency cancel, and the net 
10 result is a reduction in frequency instability due to in- 
herent noise. 
5 
BRIEF DESCRIPTION OF THE DRAWINGS 
The invention will be better understood from the 
l5 following description which makes reference to the 
FIG. 1 is a schematic representation of one amplifier 
FIG. 2 is a schematic representation of another ampli- 
FIG. 3 is a schematic representation of the amplifier 
FIG. 4 is a schematic representation of one embodi- 
FIG. 5 is a schematic representation of another em- 
appended drawings wherein: 
circuit used in this invention. 
fier circuit used in this invention. 
circuits of FIGS. 1 and 2 connected in parallel. 
20 
25 ment of this invention. 
bodiment of this invention. 
DETAILED DESCRIPTION -- 
Referring now to the drawings wherein like refer- 
ence numerals and characters designate identical or 
corresponding parts throughout the several views, and 
more particularly to FIG. 1 wherein an amplifier circuit 
35 10 is illustrated. The amplifier circuit 10 includes an 
amplifier 12 having an input terminal 14, an output 
terminal 16, and a transconductance gml. A capacitor 
C1, which provides the amplifier circuit 10 with capaci- 
tive input susceptance, shunts the terminals 14 and 16. 
An inductance L1 and a resistor R1 are serially con- 
nected between the output terminal 16 and ground. The 
inductor L1 provides the amplifier circuit 10 with induc- 
tive load impedance. 
FIG. 2 illustrates another amplifier circuit 20 having 
an amplifier 22 with a transductance gm2, an input ter- 
minal 24, and an output terminal 26. The input and 
output terminals are shunted by an inductor L2, which 
5o provides this amplifier circuit with inductive input sus- 
ceptance. A capacitor C2 and a resistor R2 are con- 
nected in series between the output terminal 26 and 
ground. The capacitor C2 provides the amplifier circuit 
20 with capacitive load impedance. 
The two amplifier circuits can be used to model 
grounded emitter transistor amplifiers. When this is 
done, the input impedance Y1 of the amplifier circuit 10, 






and the input impedance Y2 of the amplifier circuit 20, 





The values of R I  and R2, when compared to the values 
of the terms jwLl+ I/jwCl and jwLzl/jwCz from the 
denominators of equations (1) and (2), are generally 
very small in practical transistor circuits. Accordingly, 
equations (1) and (2) may be expressed as truncated 
binomial expansions: 
and 
When the real and reactive terms are grouped together, 
equations (3) and (4) reduce to: 
(6) 
2 -1 1 
L d 
The first term of equation ( 5 )  represents the capaci- 
tive input susceptance of amplifier circuit 10, while the 
third term represents the positive feedback, or equiva- 
lently, the negative conductance. Correspondingly, the 
first term of equation (6) represents the inductive input 
susceptance of amplifier circuit 20, while its third term 
represents the negative conductance. For the third term 
of equation ( 5 )  to be negative, w2 must be less than 
l/LICl, and for the third term of equation (6) to be 
negative, w2 must be greater than 1/L2C2. These condi- 














terminal 14 of amplifier circuit 10 will guarantee that its 
closed loop conductance is negative, and that the closed 
loop conductance of amplifier circuit 20 will be guaran- 
teed to be negative if a capacitance is placed across its 
input terminal 24. 
If the two amplifier circuits are connected in parallel 
as illustrated in FIG. 3, by interconnecting their input 
terminals the capacitive input susceptance of the arnpli- 
fier circuit 10 will provide the amplifier circuit 20 with 
negative conductance, the inductive input susceptance 
of the amplifier circuit 20 will provide the amplifier 
circuit 10 with negative conductance, and the total 
closed loop conductance will be negative. This circuit 
configuration effectively renders the amplifier circuit 
10 operational as a Hartley-type oscillator and the am- 
plifier circuit 20 operational as a Colpitts-type oscilla- 
tor. The frequency generated by each of the oscillators 
in this circuit configuration will be identical beceuse 
each amplifier circuit provides the other with the condi- 
tions necessary for oscillation. Oscillation will be sus- 
tained if the total closed loop susceptance is zero, which 
may be expressed as: 
1 + gmlRi I + g m ~ R 2  (7) 
] = o  I +  
Jwc2 jwL2 + - JWLI  + - J W c 2  
This expression may be simplified by insuring that 
gmlRl =gm2R2, which yields: 
Solving for w yields: 
FIG. 4 shows a preferred grounded emitter configu- 
ration 40 of the oscillator according to this invention. In 
this embodiment of the circuit includes two matched 
npn transistors TI and TZ having commonly directly 
connected base and emitter electrodes. The quiescent 
operating point of the transistors is set by a voltage 
divider network connected between a source of B+ 
voltage and ground, a resistor Rcl connected between 
the source of B+ voltage and the collector electrode of 
the transistor Ti, a resistor Rc2 connected between the 
source of B + voltage and the collector electrode of the 
transistor T2, and a resistor RE connected between the 
common emitter electrodes and ground. The voltage 
divider network has serially connected resistors RBI 
and RBZ connected at their juncture 42 to the commonly 
joined base electrodes of tbe transistors thereby provid- 
ing the bases with an intermediate voltage. A capacitor 
CB is connected between an adjustable tap on the resis- 
tor RE and ground, and a capacitor CE is connected in 
parallel with resistor RE. These capacitors are provided 
so that resistors R B ~  and RE only affect the direct cur- 
rent operation of the circuit. The resistor R B ~  is tapped 
to provide positive admittance across point 42 thereby 
reducing the excess gain present in the circuit 40, and to 
limit the severity of any clipping of the sinusoidal oscil- 
lations produced by the oscillator circuit 40. 
A series network composed of a variable resistor Rl, 
an inductor L1, and a capacitor Ccl is connected be- 
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tween the source of B+ voltage and the collector elec- 
trode of the transistor TI. A series network including a 
variable resistor R2 and a capacitor C2 is connected 
between the source of B+ voltage and the collector 
electrode of the transistor T2. Resistors RI and R2 are 5 
tions (5) and (6) to be varied so that the symmetry of the 
oscillator circuit 40 can be adjusted. The collector and 
base electrodes of the transistor TI are shunted by a 
capacitor Cl, and the collector and base electrodes of 10 
maintained. This is because neither half of the circuit 
will be loaded than the other half of the circuit. 
The two amplifier circuits in FIGS. and may also 
be used to model grounded base transistor amplifiers. 
circuit 10, which is a function of angular frequency WP 
can be expressed as: 
variable to allow the terms grnlR2 and gm2R2 from q u a -  When *his is done, the input impedance YI of amplifier 
1 - grn10wL1 + R I )  (10) 
1 the transistor T2 are shunted by the series combination YI = J W L I  + - of an inductor L2 and a coupling capacitor Cc2. JWC] + R 1  
An oscillator frequency of 10 MHz was obtained 
when the exemplary components were ,5 and the input impedance y2 of amplifier circuit 20, 
which is also a function of angular frequency w, can be 
expressed as: 
in oscillator circuit 40: 
Ti =2N2369 
T2=2N2369 
RBI = 100 kR 
R B ~  = 33 kR 
Rcl=5.1 kR 20 1 - g,,,? (x I )  + R? 
Ra=5 .1  kfl Y2 = 
cE=o.l pf 
J d 2  t JOc2 R2 
 RE=^ kR 
C ~ = 6 . 1  pf 
Cc1=O.1 pf 
cc2 =o. 1 pf 
Rl= lOOR 
R2= l00R 
C1= 15.9 pf 
c2=212.0 pf cated binomial expansions: 
L1=4.0 p H  
L2=4.8 pH 
25 The values of RI  and R2, when compared to the values 
of the terms, jwLl+ I/jwC1 and jwL2+ l/jwC2 from 
the denominator of equations (10) and (1 l), are gener- 
ally very small in practical transistor circuits. Accord- 
30 ingly, equations (IO) and (1 1) may be expressed as trun- 
B+ = 15 volts 1 - grnIbLI + R I )  (12) 
1 
1 
YI = With the proper selection of component values, a stable 35 R I  
J O L I  + A oscillator can be achieved for any discrete frequency within the range of frequencies of 5 to 20 MHz. 
The oscillator circuit 40 is extremely stable. This is in 
part due to the effect of the inherent noise present in the 
oscillator circuit 40 which causes the values of the ca- 4o 
pacitive and inductive input susceptances due to the 
tions cause the frequency generated in one half of the 
circuit to increase and the frequency generated in the 
[JWLI + $3-3 [ I  + 
JOCI 
and 
capacitor C1 and the inductor L2 to vary. These varia- 1 - g r n 2 ( + + ~ 2 )  
y2 = 
[JmLZ + $5-3 [ 1 + R2 other half of the circuit to decrease. The changes in 45 
generated frequency oppose each other due to the op- 
JOL2 + A 
JOC2 
position to each other of changes in input susceptance 
thereby enhancing the frequency stability. 
The oscillator circuit 40 alsopartially owes its stabil- 
ity to the way the circuit is biased. The resistors RBI and 50 
R B ~  are chosen so that the bias voltage at the commonly 
source of B+ voltage thereby to assure symmetry of 
the oscillator signal. The biasing arrangement, along 
with the symmetrical configuration of the circuit and 55 
the tap on resistor R n ,  causes the gain of the circuit to 
be below the level at which hard limiting or clipping of 
occurs, excessive noise is produced, which, in turn, 
produces frequency instability. 60 loci (jwL2 + /oc2 
To improve the stability of the oscillator circuit 40, a 
of the inductors L1 or L2. If the inductor L2 is replaced 
equivalent of a compensated Pierce oscillator. 65 y2 
is the juncture 42. To take the output signal from this 
point ensures that the symmetry of the circuit will be 
When the real and reactive terms are grouped together, 
equations (12) and (13) reduce to: 
(14) connected bases is equal to one half of the voltage of the (1 - ~ ~ I R I ) R I  - - 
2 
J O L I  +y&- ( j W L i  + +) 
grnumL:"' )2 1 ' grnUmL1 
y1 = [ - grn lR1  
the oscillator signal occurs. If hard limiting or clipping + 
J O L I  + 
I 
crystal 44 may be inserted in the circuit to replace either 
with the crystal 44, the oscillator circuit 40 becomes the 
The preferred output point of the oscillator circuit 40 
and 
1 - grn2R2 (1 - grndR2 - - 
2 




series at point 54. The resistor R3 is variable to add 
positive admittance to the juncture 54 to compensate 
for excess gain present in the circuit 50, and to limit the 
severity of any clipping of the sinusoidal oscillations 
produced by this circuit. A bypass capacitor CB is con- 
nected in parallel with the resistor Rm to ensure that the 




gni? (h) g n 1 2 ~ 2  (h) 
J W L ~  + - + 
JOc2 
The first term of equation (14) represents the capaci- A series network composed of a variable resistor R1, 
tive input susceptance of the amplifier circuit 10, and 10 an inductor Ll, and a coupling capacitor Ccl, is con- 
the third term represents the positive feedback, or nected in parallel with the resistor Rcl, and another 
equivalently, the negative conductance. Correspond- series network having a variable resistor R2 and a capac- 
ingly, the first term of equation (15) represents the in- itor C2 as connected in parallel with the resistor R a .  A 
ductive input susceptance of the amplifier circuit 20, capacitor Cl is connected between the collector elec- 
while its third term represents the negative conduc- 15 trode of the transistor TI and juncture 54. An inductor 
tance. When the two amplifier circuits are connected in Lz and a coupling capacitor ca are connected in series 
Parallel as illustrated in FIG. 3 by connecting their between the collector electrode of the transistor TZ and 
input terminals to each other, the capacitance input the point 54. 
susceptance of amplifier circuit 10 will provide ampli- oscillator frequency of 10 M H ~  resulted when the 
fier circuit 20 with negative conductance, the inductive 20 following exemplary components were used in circuit 
input susceptance of amplifier circuit 20 will provide 
amplifier circuit 10 with negative conductance, and the T~ =2N2369 
total closed loop conductance Will be negative. This T2=2N2369 
circuit configuration effectively renders the amplifier = k a  
circuit 10 operational as a Hartley-type oscillator and 25 RB2=33 kR the amplifier circuit 20 operational as a Colpitts-type Rcl = 5. ka 
Ra=5.1  kfl oscillator. 
R3= 100 kR The frequency generated by each of the oscillators in the circuit of FIG. 3 will be identical. This is because 
each amplifier circuit provides the other amplifier cir- 30 RE=2 kR 
cuit with the conditions necessary for oscillation. Oscil- 
lation will be sustained if the total closed loop suscep- 






, .-' c1= 15.9 pf 
This expression can be simplified by setting gmIRl equal 
to gmlR2, which yields: 
c2=212.0 pf 
40 B+=15  volts 
With the DroDer selection of comDonent values, a stable L A  
oscillator can be achieved for any discrete frequency 
within the range of frequencies of 5 to 20 MHz. 
Oscillator circuit 50 is extremely stable. One factor 
45 responsible for the stability of the circuit 50 is that the 
inherent noise present in the circuit causes changes in 
frequency in either half of the circuit to oppose each 
other. Another stability enhancing factor is the circuit's 
biasing arrangement. Additional stabilization may be 
50 had by inserting crystal 56 in the circuit to either be in 
Referring now to FIG. 5, a preferred grounded base parallel with the resistor R B ~ ,  or in series with the vari- 
configuration 50 of the oscillator according to this in- able resistor R3. 
vention is illustrated. ln this embodiment, the circuit The preferred Output point of the oscillator circuit 50 
includes two matched npn transistors TI and T2 having is the Juncture 52. This Point ensures that the Symmetry 
commonly directly connected bas6 and emitter elec- 55 of the circuit is maintained because neither half is 
trodes. The quiescent operating point of the transistors loaded more than the other half. 
is set by a voltage divider network connected between Obviously, numerous modifications and variations Of 
a source of B +  voltage and ground, a voltage divider the present invention are possible in the light of this 
network connected between the common emitter elec- disclosure. One such modification of the present inven- 
trodes and ground, a resistor Rcl connected between 60 tion is that any three terminal active device can be used 
the source of Bf voltage and the collector electrode of in the present invention. It is therefore to be understood 
the transistor TI, and a resistor R a  connected between that within the scope of the appended claims the inven- 
the source of B + voltage and the collector electrode of tion may be practiced other than as specifically de- 
the transistor T2. The first voltage divider network scribed therein. 
includes serially connected resistors RBI and R B ~  con- 65 
nected at their juncture 52 to the common base elec- 
trodes, and the second voltage divider network includes 
a variable resistor R3 and a resistor RE connected in 
= 0. ( 1 8 )  1 + 1 
J W L l  +A Jwc2 J W L 2  i1 J W c 2  
Solving for w yields: 
(19) w2 = CI + c2 
(Ll + L Z ) ( C I C 2 )  ' 
I claim: 
1. An oscillator circuit comprising: 
a first transistor; 
a second transistor matched to said first transistor; 
9 
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said first and second transistors having their base 
electrodes directly connected together and having 
their emitter electrodes directly connected to- 
gether; 
circuit means connected to terminals connectable to a 
unidirectional voltage source for identically bias- 
ing said transistors, said circuit means including a 
first resistance connected between said terminals 
and to said base electrodes at a first intermediate 
point, a second resistance connected between said 
emitter electrodes and one of said terminals, a third 
resistance connected between another of said ter- 
minals and the collector of said first tiansistor, and 
a fourth resistance connected between said another 
terminal and the collector of said second transistor; 
a first series network including first means for adjust- 
ing the symmetry of said oscillator circuit, a first 
inductance, and a first coupling capacitor, said first 
series network connected between said another 
terminal and said collector electrode of said first 
transistor; 
a first capacitor shunting said base and collector elec- 
trodes of said first transistor; 






a series resistive network having a fourth resistance 
and fifth resistance, said series resistive network 
connected between another of said terminals and 
said emitter electrodes; 
a bypass capacitor connected between said intermedi- 
ate point and said another terminal; 
a first series network including first means for adjust- 
ing the symmetry of said oscillator circuit, a first 
inductor, and a first coupling capacitor, said first 
series network connected between said one termi- 
nal and said collector electrode of said first transis- 
tor; 
a second series network having second means for 
adjusting the symmetry of said oscillator circuit, 
and a first capacitor, said second series network 
connected between said one terminal and said col- 
lector electrode of said second transistor; 
a third series network having a second inductor and a 
second coupling capacitor, said third series net- 
work connected between said collector electrode 
of said second transistor and the juncture of said 
fourth and fifth resistors; and 
a second capacitor connected between said collector 
electrode of said first transistor and said juncture. 
9. The oscillator of claim 8 wherein said first means adjusting the symmetry of sa% oscillator circuit 25 
and a second capacitor, said second series network 
connected between said another terminal and said 
collector electrode of said second transistor; 
a third series network including a second inductance 
and a second coupling capacitor, said third series 30 circuit comprises a second variable resistor. 
for adjusting the symmetry of said oscillator circuit 
comprises a first variable resistor. 
10. The oscillator of claim 8 wherein said second 
means for adjusting the symmetry of said oscillator 
network connected between said base and collec- 
tor electrodes of said second transistor; 
a first bypass capacitor connected between said one 
terminal and said first resistance at a second inter- 
a second bypass capacitor connected between said 
2. The oscillator of claim 1 wherein said first means 
for adjusting the symmetry of said oscillator circuit 
3. The oscillator of claim 1 wherein said second 
means for adjusting the symmetry of said oscillator 
circuit comprises a second variable resistor. 
4. The oscillator of claim 1 wherein said first induc- 
5. The oscillator of claim 1 wherein said second in- 
6. The oscillator of claim 1 wherein said transistors 
7. The oscillator of claim 1 wherein the quiescent 50 
mediate point; and 35 
emitter electrodes and said one terminal. 
comprises a first variable resistor. 40 
tance comprises a crystal. 45 
ductance comprises a crystal. 
are npn transistors. 
point of said transistors established by said circuit means 
is constant. 
8. An oscillator circuit comprising: 
a first transistor; 
a second transistor matched to said first transistor; 
said first and second transistors having their base 
electrodes directly connected together and having 
their emitter electrodes directly connected to- 
gether; 
circuit means connected to terminals connectable to a 60 
unidirectional voltage source for identically bias- 
ing said transistors, said circuit means including a 
first resistance connected between said terminals 
and to said base electrodes at an intermediate point, 
a second resistance connected between one of said 65 
terminals and the collector of said first transistor, a 
third resistance connected between said one termi- 
nal and the collector of said second transistor, and 
55 
11. The oscillator of claim 8 wherein said transistors 
are npn transistors. 
12. The oscillator of claim 8 wherein said fourth resis- 
tance is variable to add positive admittance to said junc- 
ture to compensate for excess gain and to reduce clip- 
ping in said oscillator circuit. 
13. The oscillator of claim 8 further comprising a 
crystal connected between said intermediate point and 
said another terminal. 
14. The oscillator of claim 8 further comprising a 
crystal connected in series with said series resistive 
network between said juncture and said fourth resis- 
tance. 
15. The oscillator of claim 8 wherein the quiescent 
point of said transistors established by said circuit means 
is constant. 
16. An oscillator comprising: 
a first amplifier circuit having a transconductance, an 
inductive load impedance, a?d a capacitive input 
susceptance; 
a second amplifier circuit having a transconductance, 
a capacitive load impedance, and an inductive 
input susceptance; and 
circuit means interconnecting said first and second 
amplifier circuits in parallel so that said inductive 
input susceptance of said second amplifier circuit 
adds negative input conductance to said first ampli- 
fier circuit for rendering it operational as a Hartley- 
type oscillator and said capacitive input suscep- 
tance of said first amplifier circuit adds negative 
. input conductance to said second amplifier circuit 
for rendering it operational as a Colpitts-type oscil- 
lator. 
17. The oscillator of claim 16 wherein said capacitive 
input susceptance and said inductive input susceptance 
oppose each other to cause the quiescent current of said 
oscillator to remain constant. * * * * *  
